

## CLAIMS

What is claimed is:

*Sub A*  
1 A system for rendering graphics primitives using a shortened  
2 display list for ensuring a shortened processing time while  
3 maintaining the quality of the display information contained in the  
4 display list, the system comprising:

5 a system bus for communicating data and instructions;

6 a host processor coupled to the system bus for processing a

7 display list defining a graphics primitive;

8 a system memory coupled to the system bus for storing the  
9 display list;

10 a graphics subsystem coupled to the system bus for processing  
11 display parameter values contained in the display list, wherein the  
12 display list includes a field load instruction for effectively  
13 shortening display list processing; and

14 a display unit coupled to the graphics processor for  
15 displaying the graphics primitives comprising the display list.

1 2. The system of claim 1 further including a frame buffer coupled  
2 to the graphics processor for storing the display list.

1 3. The system of claim 1, wherein the graphics subsystem includes  
2 a plurality of storage means for storing the parameter values  
3 representative of the graphics primitives in the display list.

5

0 9 8 7 6 5 4 3 2 1 0 - 0 9 8 7 6 5 4 3 2 1

21

22

1 4. The system of claim 3, wherein the graphics subsystem further  
2 includes a address generating means for generating address offsets  
3 bits responsive to the display parameter values contained in the  
4 display list.

1 5. The system of claim 4, wherein the graphics subsystem further  
2 includes an instruction storing means for storing a plurality of  
3 instruction data bits responsive to each of the plurality of  
4 display list instructions, said instruction data bits shortened to  
5 allow the display list to be processed within a shortened  
6 processing cycle in the graphics subsystem.

1 6. The system of claim 5, wherein the graphics subsystem further  
2 includes an instruction sequencing means coupled to the instruction  
3 bits storage means for sequencing bits of the display list into a  
4 plurality of register files.

1 7. The system of claim 6, wherein the graphics subsystem further  
2 includes an instruction fetch means for randomly fetching a next  
3 display list parameter value for a display primitive to be  
4 processed in the graphics subsystem.

1 8. The system of claim 7, wherein the graphics subsystem further  
2 includes an address counting means for sequentially counting the

3 address storage locations for the display list parameter values of  
4 the graphics primitives stored in the plurality of register files.

1 9. The system of claim 8, wherein the graphics subsystem further  
2 includes an address partition storage means for storing addresses  
3 responsive to load instructions representing the shortened display  
4 list, and wherein portions of the instruction storing means index  
5 the address partition storage means.

1 10. A graphics system for processing parameter values of graphics  
2 primitives in a display list, wherein the display list is shortened  
3 to enable fast processing time while maintaining the quality of  
4 information contained in the display list, the graphics system  
5 comprising:  
6 a plurality of register files for storing a plurality of  
7 parameter values representing graphics primitives defined in the  
8 display list; and

9 a graphics processor coupled to the plurality of register  
10 files, wherein the graphics processor processes the shortened  
11 display list while maintaining the display quality of primitives  
12 displayed in a display unit.

1 11. The graphics processor of claim 10 including an instruction  
2 fetch logic unit for fetching the next parameter values responsive  
3 to a graphics primitive to be displayed.

1 12. The graphics processor of claim 11 further including a load  
2 instruction unit for storing load instructions representative of a  
3 shortened display list instruction, said load instruction  
4 comprising a plurality of data bits each of said plurality of data  
5 bits representing specific load functions to be performed by the  
6 load instruction.

1 13. The graphics processor of claim 12, wherein the load  
2 instruction unit includes an opcode storage unit for storing opcode  
3 information responsive to each of the load instructions for  
4 determining the type of function to be performed by the graphics  
5 primitive to be rendered.

Sub 1 14. The graphics processor of claim 13, wherein the load  
B 2 instruction unit further includes a write enable storage portion  
3 for storing write enable data for determining whether to load one  
4 of the plurality of registers in the register.

1 15. The graphics processor of claim 14, wherein the load  
2 instruction unit further includes an instruction partition portion  
3 for storing partition data for referencing the partition table to  
4 load parameter values to the referenced register.

Sub 1 16. The graphics processor of claim 10 further comprising a data  
B 2 shifter coupled to the load instruction unit for sequentially

3 shifting data bits corresponding to a load instruction in order to  
4 write the load instructions to the register files.

1 17. The graphics processor of claim 16 further comprising an  
2 address counter coupled to the register files for sequentially  
3 counting the address offsets of the register files locations as the  
4 load instruction data is loaded into the register files.

1 18. The graphics processor of claim 17 further comprising a  
2 partition table coupled to the load instruction unit for storing  
3 the address offset bits corresponding to random register locations  
4 in the register files for the display parameter values in the  
5 display list.

Sub  
3 19. The graphics processor of claim 18 further comprising a write  
2 enable signal coupled to the address bit shifter, said write enable  
3 signal asserted high to allow the graphics processor to write the  
4 load instructions to the register files, wherein the write enable  
5 signal enables the graphics processor to randomly load register  
6 locations in the register file.

1 20. The graphics processor of claim 19 further comprising a  
2 request next parameter value signal coupled to the fetch logic  
3 unit, said request next parameter signal asserted high to allow the  
4 next parameter value in the display list to be fetched by the  
5 graphics processor.

Sub  
B  
1 21. The graphics processor of claim 20 wherein the partition look-  
2 up table comprises 64 entries of address offsets to the register  
3 file.

1 22. The graphics processor of claim 21 wherein the 64 entries of  
2 the partition table are evenly distributed to corresponding  
3 register locations in the register file.

1 23. The graphics processor of claim 22 wherein each of the 64  
2 entries of the partition table is 6 binary wide.

1 24. The graphics processor of claim 23 wherein the register file  
2 comprises 1024 entries of addresses.

Sub  
B  
1 25. A method of encoding and decoding a shortened display list  
2 load instruction comprising the steps of:  
3 encoding a field load instruction wherein the field load  
4 instruction comprises an opcode instruction, a write enable field  
5 and a partition index field;  
6 loading the field load instruction to a register file; and  
7 executing the field load instruction in a shortened processing  
8 time.

1 26. The method of claim 25 wherein the field load instruction  
2 execution step comprises the step of enabling the write enable

3 field to allow the load instruction to be randomly load to the  
4 register file.

1 27. The method of claim 25 wherein the loading step comprises the  
2 step of loading a shift register with write enable data from the  
3 field load instruction.

1 28. The method of claim 27 wherein the instruction loading step  
2 further comprises the step of indexing a partition look-up table  
3 with write enable data from the write enable field.

1 29. The method of claim 27 wherein the instruction loading step  
2 further includes loading an address counter to sequentially count  
3 the number of load instructions in the display list.

1 30. The method of claim 29 wherein the write enable field is  
2 disabled to skip the loading of a register in the register file.

Add  
C1